EARS DATA ACQUISITION SYSTEM PROPOSED CONFIGURATION

PDF

Authors
  1. Longval, D.
  2. Caseault, J.
Corporate Authors
Defence Research Establishment Ottawa, Ottawa ONT (CAN);MultiDev JDL Communications Inc, Hull QUE (CAN)
Abstract
The EARS data processsing system is a subset of the EARS data acquisition and control system. Its purpose is to provide pseudo real time signal processing capabilities to EARS. Although EARS configuration is capable of pseudo real time algorithm execution, it was primarily implemented to store the radar data and perform off-line analysis. EARS' DSP performance is limited by two factors: the data flow on the high speed bus which is only available in burst mode, and a loss of information during the data block transfers. In order to take full advantage of the system's DSP power, a memory buffer card between the high speed bus and the real time processing unit is recommended. This buffer card will expand the data transfer cycle and will allow the system opertor to carry out a full analysis on the quality of the data. The second proposed upgrade is to redesign the acquisition system and modify the architecture for performing true real time processing. This configuration is suggested as a long term evolution of EARS for future applications such as APAR.
Keywords
EARS (Experimental Array Radar System);Multichannel architecture;Sidelobe cancellation;IF Receiver;Intermediate frequencies;Side Lobe Canceller (SLC);Mainlobe nulling;I and Q extraction;Hilbert Transform;Differential Fast Bus;Disk arrays;FFT processor;Digital signal processing (DSP)
Report Number
DREO-CR-98-630;MD-001 — Contract Report; Technical Report (Final)
Date of publication
30 Mar 1995
Number of Pages
91
DSTKIM No
98-02891
CANDIS No
509872
Format(s):
Hardcopy;Document Image stored on Optical Disk

Permanent link

Document 1 of 1

Date modified: