DESIGN OF A SYSTOLIC VLSI CONVOLUTION PROCESSOR

Authors
  1. Boudreault, Y.
Corporate Authors
Defence Research Establishment Valcartier, Valcartier QUE (CAN)
Abstract
The report describes the design and implementation of a systolic convolution processor. It uses a number of bit-serial processors, each operating on 8-bit signed coefficients and 8-bit positive pixel intensities. The processing time is independent of the coefficient array size due to the architecture selected. Overflow detection and output scaling capabilities are provided for autonomous applications. Two processors were placed on a CMOS custom integrated circuit using 5 mu design rules. Simulation results were used to estimate the processing time to be under 0.5 s for a 512 x 512 pixel image.
Report Number
DREV-4513/89 —
Date of publication
15 Apr 1989
Number of Pages
42
DSTKIM No
89-01931
CANDIS No
59848
Format(s):
Hardcopy;Originator's fiche received by DSIS

Permanent link

Document 1 of 1

Date modified: